NXP Semiconductors /MIMXRT1064 /IOMUXC /SW_MUX_CTL_PAD_GPIO_SD_B1_03

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_SD_B1_03

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

MUX_MODE=ALT0, SION=DISABLED

Description

SW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: USDHC2_DATA0 of instance: usdhc2

1 (ALT1): Select mux mode: ALT1 mux port: FLEXSPIB_DATA00 of instance: flexspi

2 (ALT2): Select mux mode: ALT2 mux port: FLEXPWM2_PWMB03 of instance: flexpwm2

3 (ALT3): Select mux mode: ALT3 mux port: SAI1_MCLK of instance: sai1

4 (ALT4): Select mux mode: ALT4 mux port: FLEXCAN1_RX of instance: flexcan1

5 (ALT5): Select mux mode: ALT5 mux port: GPIO3_IO03 of instance: gpio3

6 (ALT6): Select mux mode: ALT6 mux port: CCM_PMIC_READY of instance: ccm

8 (ALT8): Select mux mode: ALT8 mux port: SAI3_TX_BCLK of instance: sai3

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_SD_B1_03

Links

() ()